

Chapter 20

System–Level Design of NoC–Based Dependable Embedded Systems

Mihkel Tagel

Tallinn University of Technology, Estonia

Peeter Ellervee

Tallinn University of Technology, Estonia

Gert Jervan

Tallinn University of Technology, Estonia

ABSTRACT

Technology scaling into subnanometer range will have impact on the manufacturing yield and quality. At the same time, complexity and communication requirements of systems-on-chip (SoC) are increasing, thus making a SoC designer goal to design a fault-free system a very difficult task. Network-on-chip (NoC) has been proposed as one of the alternatives to solve some of the on-chip communication problems and to address dependability at various levels of abstraction. This chapter concentrates on system-level design issues of NoC-based systems. It describes various methods proposed for NoC architecture analysis and optimization, and gives an overview of different system-level fault tolerance methods. Finally, the chapter presents a system-level design framework for performing design space exploration for dependable NoC-based systems.

INTRODUCTION

As technologies advance and semiconductor process dimensions shrink into the nanometer and subnanometer range, the high degree of sensitivity to defects begins to impact the overall yield and quality. The International Technology Roadmap

for Semiconductors (2007) states that relaxing the requirement of 100% correctness for devices and interconnects may dramatically reduce costs of manufacturing, verification, and test. Such a paradigm shift is likely forced by the technology scaling that leads to more transient and permanent failures of signals, logic values, devices, and interconnects. In consumer electronics, where the

DOI: 10.4018/978-1-4666-5125-8.ch020

reliability has not been a major concern so far, the design process has to be changed. Otherwise, there is a high loss in terms of faulty devices due to problems stemming from the nanometer and subnanometer manufacturing process.

There has been a lot of research made on system reliability in different computing domains by employing data encoding, duplicating system components or software-based fault tolerance techniques. This research has mostly had either focus on low level hardware reliability or covered the distributed systems. Due to future design complexities and technology scaling, it is infeasible to concentrate only onto low level reliability analysis and improvement. We should fill the gap by looking at the application level. We have to assume that the manufactured devices might contain faults and an application, running on the system, must be aware that the underlying hardware is not perfect.

The advances in design methods and tools have enabled integration of increasing number of components on a chip. Design space exploration of such many-core systems-on-chip (SoC) has been extensively studied, whereas the main focus has been so far on the computational aspect. With the increasing number of on-chip components and further advances in semiconductor technologies, the communication complexity increases and there is a need for an alternative to the traditional bus-based or point-to-point communication architectures.

Network-on-chip (NoC) is one of the possibilities to overcome some of the on-chip communication problems. In such NoC-based systems, the communication is achieved by routing packets through the network infrastructure rather than routing global wires. However, communication parameters (inter-task communication volume, link latency and bandwidth, buffer size) might have major impact to the performance of applications implemented on NoCs. Therefore, in order to guarantee predictable behaviour and to satisfy performance constraints, a careful selection of application partitioning, mapping and synthesis

algorithms is required. NoC platform provides also additional flexibility to tolerate faults and to guarantee system reliability. Many authors have addressed these problems but most of the emphasis has been on the systems based on bus-based or point-to-point communication (Marculescu, Ogras, Li-Shiuan Peh Jerger, & Hoskote, 2009). However, a complete system-level design flow, taking into account the NoC network modelling and dependability issues, is still missing.

This chapter first analyzes the problems related to the development of dependable systems-on-chip. It outlines challenges, specifies problems and examines the work that has been done in different NoC research areas relevant to this chapter. We will give an overview of the state-of-the-art in system-level design of traditional and NoC-based systems and describe briefly various methods proposed for system-level architecture analysis and optimization, such as application mapping, scheduling, communication analysis and synthesis. The chapter gives also an overview of different fault-tolerance techniques that have been successfully applied to bus-based systems. It analyzes their shortcomings and applicability to the network-based systems.

The second part of the chapter describes our system-level design framework for performing design space exploration for NoC-based systems. It concentrates mainly on the specifics of the NoC-based systems, such as network modelling and communication synthesis. Finally, the chapter addresses the dependability issues and provides methods for developing fault-tolerant NoC-based embedded systems.

BACKGROUND AND RELATED WORK

In this section we first describe the design challenges that have emerged together with the technology scaling and due to increase of the design complexity. We give an overview of the key

33 more pages are available in the full version of this document, which may be purchased using the "Add to Cart" button on the publisher's webpage:

www.igi-global.com/chapter/system-level-design-of-noc-based-dependable-embedded-systems/102026

Related Content

Review of Current and Emerging Approaches for Quantitative Nanostructure-Activity Relationship Modeling: The Case of Inorganic Nanoparticles

Natalia Sizochenko and Jerzy Leszczynski (2016). *Journal of Nanotoxicology and Nanomedicine* (pp. 1-16). www.irma-international.org/article/review-of-current-and-emerging-approaches-for-quantitative-nanostructure-activity-relationship-modeling/157260

Application of Single Electron Devices Utilizing Stochastic Dynamics

Shigeo Sato and Koji Nakajima (2009). *International Journal of Nanotechnology and Molecular Computation* (pp. 29-42). www.irma-international.org/article/application-single-electron-devices-utilizing/4076

Nano-Based Food and Substantial Equivalence: A Category-Mistake

Jenna Woodrow and Michael D. Mehta (2010). *International Journal of Nanotechnology and Molecular Computation* (pp. 46-54). www.irma-international.org/article/nano-based-food-substantial-equivalence/52088

Boundary Pointwise Control for Diffusion Hopfield Neural Network

Quan-Fang Wang (2010). *International Journal of Nanotechnology and Molecular Computation* (pp. 13-29). www.irma-international.org/article/boundary-pointwise-control-diffusion-hopfield/43060

Quasi-SMILES for Nano-QSAR Prediction of Toxic Effect of Al₂O₃ Nanoparticles

Alla P. Toropova, P. Ganga Raju Achary and Andrey A. Toropov (2016). *Journal of Nanotoxicology and Nanomedicine* (pp. 17-28). www.irma-international.org/article/quasi-smiles-nano-qsar-prediction/157261