High-Performance Reconfigurable Computing

Mário Pereira Vestias

Instituto Politécnico de Lisboa, Portugal

INTRODUCTION

High-Performance Reconfigurable Computing (HPRC) systems integrate reconfigurable technology in the computing architecture to improve performance. System designers and engineers of HPRC systems are aware of the potential speed up that can be achieved by integrating Field Programmable Gate Arrays (FPGAs) o other reconfigurable devices in their multiprocessing systems. Besides performance, reconfigurable hardware devices also achieve lower power consumption compared to General-Purpose Processors (GPP), a major advantage given the high power consumption of existing HPC machines. Better performance and lower power consumption could be achieved using Application Specific Integrated Circuit (ASIC) technology. However, ASICs are not reconfigurable, turning them application specific. Reconfigurable logic becomes a major advantage when hardware flexibility permits to speed up whatever the application with the same hardware module. The first and most common devices utilized for reconfigurable computing are fine-grained FPGAs with a large hardware flexibility. To reduce the performance and area overhead associated with the reconfigurability, coarse-grained reconfigurable solutions has been proposed as a way to achieve better performance and lower power consumption. In this chapter we will provide a description of reconfigurable hardware for high performance computing.

BACKGROUND

High-Performance Reconfigurable Computing (HPRC) is a computing paradigm that combines

DOI: 10.4018/978-1-5225-2255-3.ch348

reconfigurable-based processing (e.g., FPGA technology) with general purpose computing systems, whether single general purpose processors or parallel processors. The idea is to introduce hardware flexibility to accelerate computationally intensive tasks and therefore to achieve higher performance computing compared to platforms without reconfigurable hardware. These systems not only potentially improve the performance relative to non-reconfigurable general-purpose computing systems but also reduce the energy consumption. Saves of up to four orders of magnitude in both metrics are reported for some compute intensive applications (El-Ghazawi, 2008). Almost all HPC vendors provide HPRC solutions materializing their beliefs in the capacities of reconfigurable computing as accelerators for high-performance computing.

The first commercial reconfigurable computing platform for high-performance computing was the Algotronix CHS2x4 (Algotronix) consisting of an array of 1024 processors and 8 FPGAs with 1024 programmable cells each. This architecture was followed by many other reconfigurable proposals for HPRC.

A major concern in the design of HPRC systems is how reconfigurable computing is connected to the non-reconfigurable computing side, whether general-purpose computing or dedicated computing (e.g. general purpose processors or ASICs). A few alternatives exist with different expected performances, cost and flexibility. The typical approach is to consider reconfigurable systems, generally FPGAs, mounted in a board that is connected to the main system using some serial bus to operate as a coprocessor. The approach has a

relative low cost but has a severe limitation from the serial communication between the host and the coprocessors whose bandwidth determines that for the architecture to be computationally efficient the computation to I/O ratio must be high. To improve the co-processing solution, a few architectures have implemented direct pointto-point connections among the co-processors. This speeds-up the communications between reconfigurable co-processors but keeps the communication bottleneck between the host system and the co-processing system. Some works have refined the communication between the host and the FPGA co-processors through a dedicated network interface. A well-known example of this architecture is Cray XD1 (Cray Inc., 2006). To speed-up even more the communication between the host CPU and the reconfigurable units, all units can be connected to a single communication network, like a shared memory system. In this case, all processing units see each other as part of a unique architecture with access to shared memories (SGI RASC RC100 blade from Silicon Graphics).

Another dimension in the architectural design of HPRC systems is the granularity of the reconfigurable platform. The granularity of a reconfigurable system is the smallest reconfigurable functional unit. In terms of granularity they tend to be defined as fine-grained or coarse-grained. Raw FPGAs are fine-grained since they can be

reconfigured at the bit level. Coarse-grain architectures consist of arrays of coarser units, like arithmetic logic units that are reconfigurable at the word level. Coarse-grained architectures are more amenable to design and reconfigure but are less flexible than fine-grained architectures. When the application to run in the reconfigurable architecture can be bit-level optimized then fine-grained architectures are usually more adequate than coarse-grained architectures achieving faster solutions. On the other side, coarse-grained architectures are faster and more efficient when running word-level applications.

Formally, we define fine-grained HPRC as those platforms that use fine-grained reconfigurable logic and coarse-grained HPRC as those systems that try to improve the performance and power consumption of reconfigurable systems by increasing the granularity at which operations are computed.

HIGH-PERFORMANCE RECONFIGURABLE COMPUTERS

In this section HPRC, examples of fine and coarsegrained reconfigurable computing architectures are described in the context of high performance computing.

Fine-grained high-performance reconfigurable computers consist of basically one or more FPGAs




Figure 1. Cray XD1 chassis

10 more pages are available in the full version of this document, which may be purchased using the "Add to Cart" button on the publisher's webpage:

www.igi-global.com/chapter/high-performance-reconfigurable-computing/184109

Related Content

Technology and Tools Appropriation in Medical Practices

Manuel Santos-Trigo, Ernesto Suasteand Paola Figuerola (2015). *Encyclopedia of Information Science and Technology, Third Edition (pp. 5633-5640).*

www.irma-international.org/chapter/technology-and-tools-appropriation-in-medical-practices/113017

Exceptions in Ontologies: A Theoretical Model for Deducing Properties from Topological Axioms

Christophe Jouis, Julien Bourdaillet, Bassel Habiband Jean-Gabriel Ganascia (2010). *Ontology Theory, Management and Design: Advanced Tools and Models (pp. 78-97).*

 $\underline{www.irma-international.org/chapter/exceptions-ontologies-theoretical-model-deducing/42885}$

Unmanned Bicycle Balance Control Based on Tunicate Swarm Algorithm Optimized BP Neural Network PID

Yun Li, Yufei Wu, Xiaohui Zhang, Xinglin Tanand Wei Zhou (2023). *International Journal of Information Technologies and Systems Approach (pp. 1-16).*

 $\underline{www.irma-international.org/article/unmanned-bicycle-balance-control-based-on-tunicate-swarm-algorithm-optimized-bp-neural-network-pid/324718$

Empirical Test of Credit Risk Assessment of Microfinance Companies Based on BP Neural Network

Hualan Lu (2023). *International Journal of Information Technologies and Systems Approach (pp. 1-14)*. www.irma-international.org/article/empirical-test-of-credit-risk-assessment-of-microfinance-companies-based-on-bp-neural-network/326054

Medco: An Emergency Tele-Medicine System for Ambulance

Anurag Anil Saikar, Aditya Badve, Mihir Pradeep Parulekar, Ishan Patil, Sahil Shirish Belsareand Aaradhana Arvind Deshmukh (2017). *International Journal of Rough Sets and Data Analysis (pp. 1-23).* www.irma-international.org/article/medco/178159