IRMA-International.org: Creator of Knowledge
Information Resources Management Association
Advancing the Concepts & Practices of Information Resources Management in Modern Organizations

Diagnostic Modeling of Digital Systems with Multi-Level Decision Diagrams

Diagnostic Modeling of Digital Systems with Multi-Level Decision Diagrams
View Sample PDF
Author(s): Raimund Ubar (Tallinn University of Technology, Estonia), Jaan Raik (Tallinn University of Technology, Estonia), Artur Jutman (Tallinn University of Technology, Estonia)and Maksim Jenihhin (Tallinn University of Technology, Estonia)
Copyright: 2013
Pages: 27
Source title: Geographic Information Systems: Concepts, Methodologies, Tools, and Applications
Source Author(s)/Editor(s): Information Resources Management Association (USA)
DOI: 10.4018/978-1-4666-2038-4.ch025

Purchase

View Diagnostic Modeling of Digital Systems with Multi-Level Decision Diagrams on the publisher's website for pricing and purchasing information.

Abstract

In order to cope with the complexity of today’s digital systems in diagnostic modeling, hierarchical multi-level approaches should be used. In this chapter, the possibilities of using Decision Diagrams (DD) for uniform diagnostic modeling of digital systems at different levels of abstraction are discussed. DDs can be used for modeling the functions and faults of systems at logic, register transfer and behavior like instruction set architecture levels. The authors differentiate two general types of DDs – logic level binary DDs (BDD) and high level DDs (HLDD). Special classes of BDDs are described: structurally synthesized BDDs (SSBDD) and structurally synthesized BDDs with multiple inputs (SSMIBDD). A method of iterative synthesis of SSBDDs and SSMIBDDs is discussed. Three methods for synthesis of HLDDs for representing digital systems at higher levels are described: iterative superposition of HLDDs for high-level structural representations of systems, symbolic execution of procedural descriptions for functional representations of systems, and creation of vector HLDDs (VHLDD) on the basis of using shared HLDDs for compact representing of a given set of high level functions. The nodes in DDs can be modeled as generic locations of faults. For more precise general specification of faults different logic constraints are used. A functional fault model to map the low level faults to higher levels, particularly, to map physical defects from transistor level to logic level is discussed.

Related Content

Salwa Saidi, Anis Ghattassi, Samar Zaggouri, Ahmed Ezzine. © 2021. 19 pages.
Mehmet Sevkli, Abdullah S. Karaman, Yusuf Ziya Unal, Muheeb Babajide Kotun. © 2021. 29 pages.
Soumaya Elhosni, Sami Faiz. © 2021. 13 pages.
Symphorien Monsia, Sami Faiz. © 2021. 20 pages.
Sana Rekik. © 2021. 9 pages.
Oumayma Bounouh, Houcine Essid, Imed Riadh Farah. © 2021. 14 pages.
Mustapha Mimouni, Nabil Ben Khatra, Amjed Hadj Tayeb, Sami Faiz. © 2021. 18 pages.
Body Bottom