The IRMA Community
Newsletters
Research IRM
Click a keyword to search titles using our InfoSci-OnDemand powered search:
|
Fault-Tolerant and Fail-Safe Design based on Reconfiguration
Abstract
The main aim of this chapter is to present the way, how to design fault-tolerant or fail-safe systems in programmable hardware (FPGAs) and therefore to use FPGAs in mission-critical applications, too. RAM based FPGAs are usually taken for unreliable due to high probability of transient faults (SEU) and therefore inapplicable in this area. But FPGAs can be easily reconfigured. The authors’ aim is to utilize appropriate type of FPGA reconfiguration and to combine it with well-known methods for fail-safe and fault-tolerant design (duplex, TMR) including on-line testing methods for fault detection and then startup of the reconfiguration process. Dependability parameters’ calculations based on reliability models is integral part of proposed methodology. The trade-off between the requested level of dependability characteristics of a designed system and area overhead with respect to FPGA possible faults the main property and advantage of proposed methodology.
Related Content
|
Rehmat Shah, Rana Yassir Hussain, Hira Irshad.
© 2024.
21 pages.
|
|
Malik Waqar Ahmed, Haroon Hussain, Hammad Hassan Mirza, Ghulam Ali Bhatti.
© 2024.
17 pages.
|
|
Burak Nedim Aktaş.
© 2024.
23 pages.
|
|
Rani Jha, Sidharth Mishra, Avinash Sharma.
© 2024.
15 pages.
|
|
Tugçe Şimşek, Ahmet Bahadır Şimşek.
© 2024.
25 pages.
|
|
George Kassar.
© 2024.
15 pages.
|
|
Andi Cudai Nur, Komal Khalid.
© 2024.
19 pages.
|
|
|