Macro and Micro Architectures for Network on Chip: A Review

View Sample PDF

Author(s): P. Suresh (Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology, India)
Copyright: 2021
Pages: 31
Source title: Design Methodologies and Tools for 5G Network Development and Application
Source Author(s)/Editor(s): P. Suresh (Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology, India), G. Vairavel (Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology, India)and U. Saravanakumar (Muthayammal Engineering College, India)
DOI: 10.4018/978-1-7998-4610-9.ch003

Keywords: Information Science Reference / Media & Communications / Networking and Telecommunications / Wireless Systems

Purchase

View Macro and Micro Architectures for Network on Chip: A Review on the publisher's website for pricing and purchasing information.

Abstract

Network on chip (NoC) paradigm replaces traditional, dedicated, and proprietary bus architectures of system on chip (SoC), and it is widely accepted by the system-level designers. In this chapter, an overview of the NoC design is presented in two different dimensions called macro-architectures and micro-architectures based on the design perspectives. Macro-architectures adopt the concept of computer network along with new innovations in topologies, protocols, and routing algorithms and so on whereas micro-architectures involve in the development of schedulers, arbiters, routers, and network adapter with existing or new concepts. From the comparison result, most of the NoC prototypes are developed with 2-D mesh architecture with packed switched concept. Apart from mesh architectures, some of the complex and hybrid concepts are also developed and discussed in this chapter.

The IRMA Community

Research IRM

Macro and Micro Architectures for Network on Chip: A Review

Purchase

Abstract

Related Content

IRMA Sponsors