IRMA-International.org: Creator of Knowledge
Information Resources Management Association
Advancing the Concepts & Practices of Information Resources Management in Modern Organizations

Design of Efficient VLSI Architecture and Implementation of Power-Optimized Turbo Decoder for LTE Networks

Design of Efficient VLSI Architecture and Implementation of Power-Optimized Turbo Decoder for LTE Networks
View Sample PDF
Author(s): Manjunatha K. N. (Jain University (Deemed), India), Raghu N. (Jain University (Deemed), India)and Kiran B. (Jain University (Deemed), India)
Copyright: 2023
Pages: 16
Source title: Handbook of Research on Emerging Designs and Applications for Microwave and Millimeter Wave Circuits
Source Author(s)/Editor(s): Jamal Zbitou (LABTIC, ENSA of Tangier, University of Abdelmalek Essaadi, Morocco), Mostafa Hefnawi (Royal Military College of Canada, Canada), Fouad Aytouna (LABTIC, ENSA of Tetouan, University of Abdelmalek Essaadi, Morocco)and Ahmed El Oualkadi (LabTIC, ENSA of Tangier, University of Abdelmalek Essaadi, Morocco)
DOI: 10.4018/978-1-6684-5955-3.ch015

Purchase

View Design of Efficient VLSI Architecture and Implementation of Power-Optimized Turbo Decoder for LTE Networks on the publisher's website for pricing and purchasing information.

Abstract

This chapter is about model, design, and application specific integrated circuit (ASIC) implementation to optimize turbo decoder using standard cell library of complementary metal oxide semiconductor (CMOS). Various constraints like channel noise, number of iterations, and frame length performance are analyzed and estimated through reference models. Register transfer language (RTL) model for encoder and decoder is developed, simulated, and synthesized by hardware description language (HDL). The ASIC implementation with various performance parameters like power and speed are considered to evaluate the proposed algorithm on decoder blocks. In the proposed low power turbo decoder, novel techniques like clock gating and adaptable iteration methods are used. This work proved the energy efficiency through elimination of unwanted iteration and early stopping mechanism. The results of the chapter are compared with other competent researches, and it shows that power dissipation is reduced by 34% with adaptable data rates for LTE standard wireless applications.

Related Content

J. Mangaiyarkkarasi, J. Shanthalakshmi Revathy. © 2024. 34 pages.
Gummadi Surya Prakash, W. Chandra, Shilpa Mehta, Rupesh Kumar. © 2024. 22 pages.
Duygu Nazan Gençoğlan. © 2024. 35 pages.
Smrity Dwivedi. © 2024. 20 pages.
Pallavi Sapkale, Shilpa Mehta. © 2024. 21 pages.
Pardhu Thottempudi, Vijay Kumar. © 2024. 43 pages.
Sathish Kumar Danasegaran, Elizabeth Caroline Britto, S. Dhanasekaran, G. Rajalakshmi, S. Lalithakumari, A. Sivasangari, G. Sathish Kumar. © 2024. 18 pages.
Body Bottom