The IRMA Community
Newsletters
Research IRM
Click a keyword to search titles using our InfoSci-OnDemand powered search:
|
Multiplier for DSP Application in CPS System
Abstract
A cyber-physical system over field-programmable gate array with optimized artificial intelligence algorithm is beneficial for society. Multiply and accumulate (MAC) unit is an integral part of a DSP processor. This chapter is focused on improving its performance parameters MAC based on column bypass multiplier. It highlights DSP's design for intelligent applications and the architectural setup of the broadly useful neuro-PC, based on the economically available DSP artificial intelligence engine (AI-engine). Adaptive hold logic in the multipliers section determines whether another clock cycle is required to finish multiplication. Adjustment in algorithm reduced the aging impact over cell result in the processor last longer and has increased its life cycle.
Related Content
Kamel Mouloudj, Vu Lan Oanh LE, Achouak Bouarar, Ahmed Chemseddine Bouarar, Dachel Martínez Asanza, Mayuri Srivastava.
© 2024.
20 pages.
|
José Eduardo Aleixo, José Luís Reis, Sandrina Francisca Teixeira, Ana Pinto de Lima.
© 2024.
52 pages.
|
Jorge Figueiredo, Isabel Oliveira, Sérgio Silva, Margarida Pocinho, António Cardoso, Manuel Pereira.
© 2024.
24 pages.
|
Fatih Pinarbasi.
© 2024.
20 pages.
|
Stavros Kaperonis.
© 2024.
25 pages.
|
Thomas Rui Mendes, Ana Cristina Antunes.
© 2024.
24 pages.
|
Nuno Geada.
© 2024.
12 pages.
|
|
|