IRMA-International.org: Creator of Knowledge
Information Resources Management Association
Advancing the Concepts & Practices of Information Resources Management in Modern Organizations

Development of an Efficient and Secure Mobile Communication System with New Future Directions

Development of an Efficient and Secure Mobile Communication System with New Future Directions
View Sample PDF
Author(s): Abid Yahya (Universiti Malaysia Perlis, Malaysia), Farid Ghani (Universiti Malaysia Perlis, Malaysia), R. Badlishah Ahmad (Universiti Malaysia Perlis, Malaysia), Mostafijur Rahman (Universiti Malaysia Perlis, Malaysia), Aini Syuhada (Universiti Malaysia Perlis, Malaysia), Othman Sidek (Collaborative Microelectronic Design Excellence Center, Malaysia)and M. F. M. Salleh (Universiti Sains Malaysia, Malaysia)
Copyright: 2012
Pages: 20
Source title: Handbook of Research on Computational Science and Engineering: Theory and Practice
Source Author(s)/Editor(s): J. Leng (Visual Conclusions, UK)and Wes Sharrock (University of Manchester, UK)
DOI: 10.4018/978-1-61350-116-0.ch010

Purchase

View Development of an Efficient and Secure Mobile Communication System with New Future Directions on the publisher's website for pricing and purchasing information.

Abstract

This chapter presents performance of a new technique for constructing Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) encrypted codes based on a row division method. The new QC-LDPC encrypted codes are flexible in terms of large girth, multiple code rates, and large block lengths. In the proposed algorithm, the restructuring of the interconnections is developed by splitting the rows into subrows. This row division reduces the load on the processing node and ultimately reduces the hardware complexity. In this method of encrypted code construction, rows are used to form a distance graph. They are then transformed to a parity-check matrix in order to acquire the desired girth. In this work, matrices are divided into small sub-matrices, which result in improved decoding performance and reduce waiting time of the messages to be updated. Matrix sub-division increases the number of sub-matrices to be managed and memory requirement. Moreover, Prototype architecture of the LDPC codes has been implemented by writing Hardware Description Language (VHDL) code and targeted to a Xilinx Spartan-3E XC3S500E FPGA chip.

Related Content

Preethi, Sapna R., Mohammed Mujeer Ulla. © 2023. 16 pages.
Srividya P.. © 2023. 12 pages.
Preeti Sahu. © 2023. 15 pages.
Vandana Niranjan. © 2023. 23 pages.
S. Darwin, E. Fantin Irudaya Raj, M. Appadurai, M. Chithambara Thanu. © 2023. 33 pages.
Shankara Murthy H. M., Niranjana Rai, Ramakrishna N. Hegde. © 2023. 23 pages.
Jothimani K., Bhagya Jyothi K. L.. © 2023. 19 pages.
Body Bottom